

**OUTPUT-COMPENSATED BUFFERS WITH SOURCE-FOLLOWER INPUT  
STRUCTURE, METHODS OF OPERATING SAME, AND IMAGE CAPTURE  
DEVICES USING SAME**

**Field of the Invention**

The present invention relates to microelectronic devices, and more particularly, to signal buffers suitable for use in devices such as charged-coupled device (CCD) image capture systems.

**Background of the Invention**

5

Charge coupled devices (CCDs) are image capture devices that generally offer superior characteristics such as small size, light weight and low power consumption in comparison to other conventional image capture devices. Accordingly, CCDs are commonly used in broadcasting or domestic video cameras, monitoring cameras, and digital still cameras.

10

As manufacturing and designing techniques have progressed, the density of CCDs has generally increased, resulting in reduced size. As the size of CCDs has reduced, however, the levels of the signals produced by the image capture elements in CCDs have generally become smaller. Therefore, it has become desirable to use output buffers with high gain to produce signals usable for video processing and other purposes from such weak signals.

15

A typical output buffer is illustrated in FIG. 1. The output buffer includes an input source follower circuit including respective driving and load NMOS transistors **M1**, **M2** which are biased between a power supply voltage **VDD** and a signal ground.

20

An input signal, e.g., a signal produced by a horizontal transfer section of a CCD image capture device, is applied to the gate terminal of the driving transistor **M1**, while a control signal **Vg** is applied to the gate terminal of the load transistor **M2**. A voltage produced on the source terminal of the driving transistor **M1** is generated responsive to the input signal **Vin**, and is applied to a second stage source follower circuit including driving and load transistors **M3** and **M4**. The second stage source

25

follower circuit similarly drives a third stage source follower circuit including driving and load transistors **M5**, **M6**, producing an output signal **Vout**. Achieving high gain from such a circuit can be problematic.

5

### **Summary of the Invention**

In light of the foregoing, it is an object of the present invention to provide buffers with high-gain, suitable for use with devices such as CCD image capture devices.

10 It is another object of the present invention to provide buffers having source follower input circuits.

These and other objects, features and advantages may be provided according to the present invention by output-compensated buffers including a buffer circuit that includes a input source follower circuit, and a feedback circuit that variably capacitively couples a bias terminal of the input source follower to a power source, in  
15 response to the output of the buffer circuit. The feedback circuit is thus operative to vary the input capacitance of the buffer circuit responsive to the output signal. According to one embodiment of the present invention, the feedback circuit comprises another source follower circuit having an input that receives an output signal from the buffer circuit and an output that is capacitively coupled to the bias terminal of the  
20 input source follower circuit.

In particular, according to an embodiment of the present invention, an output-compensated buffer includes a buffer circuit that receives an input signal and produces an output signal responsive thereto at an output terminal, the buffer circuit including an input source-follower circuit that receives the input signal. A feedback circuit is  
25 connected to the output terminal and to the input source follower circuit and operative to vary an input capacitance of the source follower circuit responsive to the output signal at the output terminal. The input source follower circuit preferably comprises a bias terminal coupled to a power source, and the feedback circuit is preferably capacitively coupled to the bias terminal.

30 According to another embodiment of the present invention, the feedback transistor includes a first transistor having source terminal, a drain terminal connected to the power source, and a gate terminal connected to the output terminal of the buffer

circuit. The feedback circuit further includes a second transistor having a drain terminal connected to the source terminal of the first transistor at a signal node, a drain terminal connected to a signal ground and a gate terminal configured to receive a control signal. A capacitor is coupled between the signal node and the bias terminal of the source follower circuit.

According to another aspect of the present invention, an image capture device includes a charged coupled device (CCD) that generates a video signal. A buffer circuit is responsive to the CCD and operative to receive the video signal and produce an output signal responsive thereto at an output terminal, the buffer circuit including an input source-follower circuit that receives the video signal. A feedback circuit is connected to the output terminal and to the input source follower circuit and operative to vary an input capacitance of the source follower circuit responsive to the output signal at the output terminal.

#### **Brief Description of the Drawings**

FIG. 1 is a circuit diagram illustrating a conventional buffer with an input source follower circuit.

FIG. 2 is a circuit diagram illustrating a CCD in combination with an output-compensated buffer according to an embodiment of the present invention.

FIG. 3 is a circuit diagram illustrating an output-compensated buffer according to an embodiment of the present invention.

FIG. 4 is a circuit diagram illustrating an output-compensated buffer according to another embodiment of the present invention.

FIG. 5 is a circuit diagram of the output-compensate buffer of FIG. 4 in combination with a horizontal transfer section of a CCD.

FIGs. 6a-6b are waveform diagrams illustrating exemplary operations of an output-compensated buffer according to an embodiment of the present invention.

#### **Detailed Description of Preferred Embodiments**

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different

forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like  
5 numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Moreover, each embodiment described and  
10 illustrated herein includes its complementary conductivity type embodiment as well.

FIG. 2 illustrates an image capture system **300** including a CCD image capture device **250** with a horizontal transfer section **200** and an output circuit including a reset transistor **120**, connected to an output-compensated buffer **140**, such as the output compensated buffers **140**, **140'** illustrated in FIGs. 3 and 4. The CCD image  
15 capture device **250** includes a P type semiconductor substrate **201** having a surface covered by an insulating layer **202**. A plurality of transfer gate electrodes **204** are formed on the insulating layer **202**. Electrodes **204** on an insulating layer **202** form an array and are driven by multi-phase clock signals (as shown, 3 phase clock signals  $\phi 1$ ,  $\phi 2$ ,  $\phi 3$ ). An output electrode **206** is also formed on the insulating layer **202**.

20 An N type floating diffusion region **208** is formed on the substrate **201** near the output gate electrode **206**. A reset gate electrode **212** is formed on the insulating layer **202** near the floating diffusion region **208**, and another N type impurity region **210** is formed on the substrate **201** near the reset gate electrode **212** such that the reset gate electrode **212** is disposed between the floating diffusion region **208** and the N  
25 type impurity region **210**. As a result, a channel is formed beneath the reset gate electrode **212**, between the floating diffusion region **208** and the N type impurity region **210**. The floating diffusion region **208**, the N type impurity region **210** and the reset gate electrode **212** make up a reset transistor **120**.

The three clock signals  $\phi 1$ ,  $\phi 2$ ,  $\phi 3$  are respectively applied to the transfer gate  
30 electrodes **204** such that a transfer well structure formed by the transfer gate electrodes **204** moves toward the output gate electrode **206**. The output gate electrode **206** receives gate signal **VOG**, while the reset gate electrode **212** receives reset signal

$\phi_R$  The N type impurity region **210** is biased to a drain voltage **VOD**. The signals  $\phi_1, \phi_2, \phi_3, VOG, \phi_R$  are applied to the transfer gate electrodes **204**, the output gate electrode **206**, the reset gate electrode **212** and the N type impurity region **210** to control charge transfer to and from the floating diffusion region **208**. The floating diffusion region **208** is connected to the output-compensated buffer **140**, which buffers signals that are generated by transfer of charge to the floating diffusion region **208** by the action of the electrodes **204, 206**, producing output signals (voltages)  $V_{out}$ .

In order to convert weak charges into signals, the output-compensated buffer **140** preferably exhibits high gain. In order to achieve such high gain, it is desirable to reduce and preferably minimize the capacitance at the diffusion region **208**, which includes the input capacitance of the output-compensated buffer **140**. For a charge injection of  $\Delta Q$ , the variation  $\Delta V$  in voltage at the diffusion region **208** is given by:

$$\Delta V = \frac{\Delta Q}{C_s},$$

where  $C_s$  indicates the capacitance at the diffusion region **208**. As can be seen in the above formula, reducing the capacitance  $C$  increases the voltage variation  $\Delta V$ , and thus can improve sensitivity.

The relationship of capacitance of a signal source, such as the above described capacitance  $C_s$  of a CCD horizontal output section, connected to an input source follower circuit may be related to the input capacitance  $C$  of the input source follower circuit itself and the gain  $A_1$  of the input source follower circuit by:

$$C = (1 - A_1)C_s,$$

where  $A_1$  has a value less than 1. As the input capacitance  $C$  of the input source follower circuit is decreased, the gain  $A_1$  is increased, thus resulting in increased gain for the output buffer in which the source follower circuit is used.

FIG. 3 illustrates an output-compensated buffer **140** according to an embodiment of the present invention. The output-compensated buffer **140** includes a

buffer circuit 7 and a feedback circuit 8. The buffer circuit 8 includes an input terminal 2, an output terminal 4, a control terminal 6, and a bias terminal 10. As illustrated, the buffer circuit 8 includes a single source follower circuit including first and second NMOS transistors M11 and M12. The first NMOS transistor M11 has a gate terminal that receives an input signal  $V_{in}$  at the input terminal 2 and a source terminal connected to the drain terminal of the second NMOS transistor M12. The first NMOS transistor M11 also has a drain terminal connected to a resistor R1 at a node N3, with the resistor R1 also being connected to a power source VDD, such that a secondary power supply voltage VDD' is applied to the drain terminal of the first NMOS transistor M11. The second NMOS transistor has a gate terminal that receives a control signal  $V_g$  applied at the control terminal 6 and a source terminal connected to a signal ground GND. In the source follower configuration shown, the first NMOS transistor M11 serves as a driving transistor, while the second NMOS transistor M21 serves as a load transistor.

The feedback circuit 8 includes another source follower circuit, including an NMOS transistor M13 with a source terminal connected to a drain terminal of an NMOS transistor M14 at a node N2. The NMOS transistor M13 has a drain terminal connected to the power source VDD, and a gate terminal that receives the output signal  $V_{out}$  produced by the buffer circuit 7. The NMOS transistor M14 has a source terminal connected to the signal ground GND and a gate terminal that receives the control signal  $V_g$ . The node N2 of the feedback circuit 8 is capacitively coupled to the node N3 of the buffer circuit 7 by a capacitor C1. The capacitive coupling provided by the capacitor C1 allows AC (alternating current) components to be transferred to the power source VDD, which reduces the input capacitance of the NMOS transistor M11 of the buffer circuit through a Miller effect. This can increase the AC gain of the output-compensated buffer 140.

FIG. 4 illustrates an output compensated buffer 140' according to another embodiment of the present invention. The output-compensated buffer 140' includes a buffer circuit 7' with an input terminal 2', an output terminal 4', a control terminal 6' and a bias terminal 10'. The buffer circuit 7' has a 3-stage structure including an input source follower circuit 14 and additional second and third stage source follower circuits 10, 12. The input source follower circuit 14 includes driving and load NMOS

transistors **M21**, **M22**. A gate terminal of the driving transistor **M21** receives an input signal **V<sub>in</sub>** applied at the input terminal **2'**, and has a source terminal connected to the drain terminal of the load transistor **M22**. The gate terminal of the load transistor **M22** receives a control signal **V<sub>g</sub>** applied at the control input **6'**. The drain terminal of the driving transistor is connected to one terminal of a resistor **R2** at a node **N4**. The resistor **R2** has a second terminal connected at to a power source **VDD**, such that a secondary power supply voltage **VDD'** is applied to the drain terminal of the driving transistor **M21**.

The second and third stage source follower circuits **12**, **10** include respective driving/load transistor pairs **M19/M20**, **M17/M18**. The gate terminal of the driving transistor **M19** of the second stage source follower circuit **12** is connected to the output of the input source follower circuit **14**, i.e., at the junction of the source and drain terminals of the driving and load transistors **M21**, **M22**. The drain terminal of the driving transistor **M19** is connected to the power source **VDD**. The gate terminal of the driving transistor **M17** of the third stage source follower circuit **10** is connected to the output of the second stage source follower circuit **12**, at the junction of the source and drain terminals of the driving and load transistors **M19**, **M20**. The drain terminal of the driving transistor **M17** is connected to the power source **VDD**. The output of the third stage source follower circuit, i.e., the junction of the source and drain terminals of the driving and load transistors **M17**, **M18**, is connected to the output terminal **4'**, where the output signal **V<sub>out</sub>** is produced.

The output compensated buffer **140'** is connected to a feedback circuit **8** such as previously described with reference to FIG. 3. The capacitor **C1** of the feedback circuit **8** is connected to the first source follower circuit **14** and the gate of the transistor **M13** of the feedback circuit **8** is connected to the output of the third source follower circuit **10**. As the components of the feedback circuit **8** have been described with reference to FIG. 3, they will not be discussed in further detail.

FIG. 5 is a schematic diagram illustrating the output-compensated buffer **140'** of Fig. 4 in combination with a CCD horizontal transfer section **200** and reset transistor **120**. Charges supplied by the horizontal transfer section **200** are injected at the source terminal of the reset transistor **120**. The voltage **V<sub>in</sub>** at the source terminal of the reset transistor **120** is applied to the input source follower circuit **14** of the

buffer circuit 7'. As the components of the output buffer circuit 140' have been previously described with reference to FIG. 4, further detailed description of these components will not be provided.

Referring to FIG. 6a, as the level of the input signal  $V_{in}$  increases, the voltage  
5 at the source terminal of the driving transistor M21 increases proportionally to the input signal  $V_{in}$ . The voltage levels produced at the source terminals of the driving transistors M19 and M17 of the second and third stage source follower circuits 12 and 10 also increase proportionally to the voltages applied to their respective gate terminals, producing an output signal  $V_{out}$  that increases responsive to an increase in  
10 the input signal  $V_{in}$ . As shown in FIG. 6b, the AC gain of the buffer circuit is boosted by the action of the capacitor C1 and the feedback circuit 8, by boosting the effective bias voltage (secondary power supply voltage)  $V_{DD'}$  applied the drain terminal of the driving transistor M21.

In the drawings and specification, there have been disclosed typical preferred  
15 embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.